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PREFACE
The work described in this report was performed by the Quality
Assurance and Reliability Division of the Jet Propulsion Laboratory.
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A B S T R A C T
The document is primarily a user 's manual for a computer
program DALG which generates test patterns for detecting faults
in combinational logic circuits containing up to 200 logical gates.
The gates may be of logical types AND, OR, NAND, NOR, NOT,
or Exclusive OR. The faults may be any one gate or input stuck
at a fixed value (0 or 1).
In addition to test pattern generation DALG will also determine
whether or not the given test pattern will detect given faults in a
circuit. Sample problems are given along with input data sheets
and printed output to illustrate the capabilities of the program.
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I N T R O D U C T I O N
The material contained in this section of this document is
designed to describe briefly, in broad terms, the uses of the computer
program DALG. The remainder of the document is designed to guide a
user of the DALG program.
The program DALG will generate test patterns to detect faults
in combinational logical circuits containing up to 200 logical gates.
The gates may be of logical types AND, OR, NAND, NOR, NOT, or EXCLUSIVE
OR. The faults may be any one gate or input stuck at a fixed value
(0 or 1).
In addition to the sample problems used in the document, an ap-
plication to a large scale integrated circuit is shown in an appendix.
The program has the following features:
A. Test Pattern Generation
1. A request to generate a test pattern for the detection
of a specific fault in a circuit may be made.
2. A request for a sequence of test patterns to detect
all possible simple faults in a circuit requires
only one card (simple fault - a single gate or input
stuck at 0 or stuck at 1).
3. A test pattern generated to detect a particular fault
is checked by simulation against a list of faults to
be detected and, if the test pattern is capable of
detecting additional faults, this fact is noted.
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4. As test patterns for detection of faults are generated,
these faults are automatically deleted from the list of
faults to be detected. This minimizes to some extent
the number of test patterns required to screen for all
possible simple faults.
5. For a given test pattern, the status of each logical
gate and input in the failure-free circuit is printed
out. The same information is also printed out for the
failing circuit in which the given test pattern will
detect the failure.
1. A circuit to be analyzed by DALG is described in terms
of inputs and logical gates and:
a. the gate or input is denoted by a pair of
Hollerith symbols;
b. each gate is described on a single card as
to its logical function and its inputs.
These properties allow easy modification of an input
deck when a circuit is changed.
2. Simple control cards allow the user to easily control
the order of analysis on circuits.
C. Verification of Test Patterns
Arbitrary test patterns may be checked to determine whether
or not they will detect a given fault in a circuit.
1. The test patterns may originate as input or from the
test pattern generation portion of DALG.
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2. The faults simulated may be multiple faults and may
be specified as input or be pseudo randomly generated
faults .
D. Input Error Detection
The program performs extensive error checking on the
input data.
E. Limitations
The program at present is limited to circuits with at most
40 inputs and 200 logical gates, but these limits can be
increased with only minor changes in the program.
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DALG
A PROGRAM FOR TEST PATTERN GENERATION
IN COMBINATIONAL LOGICAL CIRCUITS
The program DALG will generate test patterns to detect faults in
combinational logical circuits . The algorithm considers only logical
faults of gates or inputs and only those faults stuck at 0 or stuck at
1. A test pattern which will detect a specific fault is a set of input
values such that the value of at least one output for the fault free
circuit is different than that of the circuit with the specific fault.
The program is based upon an algorithm developed by J. P. Roth of
IBM (Ref. 1). This algorithm functions by tracing out the effects of a
logical failure through only those paths which are "sensitive" to the
failure. If a so-called "sensitized path" contains an output, then the
remainder of the circuit is checked to see if there is a set of values
for the (internal) outputs of each gate and a set of inputs which are
consistent with logical values at every point along the sensitized path.
If this is the case, then a test for a fault is found. If, on the other
hand, inconsistencies are found for all possible values which can be
varied, then another sensitized path is chosen and the procedure repeated.
Either a test pattern will be found or all paths in the circuit sensitive
to the specific fault will be exhausted. In this latter case, there is
no test for the fault and, in fact, there is redundancy in the circuit;
for greater detail on the algorithm, see the monograph by Chang, Manning
and Metze (2) and (1) by Roth.
In order to facilitate use of the program, a brief of its major parts
is in order. They are 1) DALG, 2) CREAD, 3) FTEST, 4) OPUT, and 5) KMPR.
The main program, DALG, is very short and merely needs a single card
which controls access to the subprograms CREAD, FTEST, OPUT, and KMPR or
indicates an exit from the program. The card read also specifies avail-
able options. The program CREAD reads, as input, cards describing the
circuit to be tested. The circuit description is printed out and tested
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for the presence of feedback loops. If no feedback loops are present,
then control is returned to DALG. If a feedback loop is present, then
control is not returned to DALG. If a feedback loop is present, then
the logical gates of the circuit are partitioned into components each
of which is a part of the same feedback loop. A gate with no feedback
being considered as a component with only one member. The program is
then terminated.
The subprogram FTEST assumes that CREAD has processed cards des-
cribing the circuit and attempts to find a test for gate or input ALPHA
stuck at BETA (where BETA=0 or BETA=1). If such a test is found, then
the pattern of inputs is checked via simulation for any fault on "the
LIST"* for which a test has not yet been found. As tests for specific
faults are found, either by Roth's algorithm or by simulation, they are
removed from "the LIST."
The subprogram OPUT will automatically attempt to find test patterns
for all faults in the LIST. This is done by systematically submitting
faults in the LIST to FTEST until the LIST is exhausted or until each
fault has been submitted to FTEST.
The subprogram KMPR uses a sequence of test patterns to screen
faulty circuits. The test patterns may come from any one of the following:
1) the output of FTEST
2) the output of OPUT
3) card input
4) a previous execution of KMPR.
The faulty circuits to be screened may be specified or may be randomly
generated.
*"the LIST" of faults initially consists of all input and gates stuck at 0
and stuck at 1. For example, suppose the circuit under consideration con-
sists of two inputs II and 12 and one gate Gl, then the LIST (of faults)
would contain six (6) items namely: 1) II stuck at 0, 2) II stuck at 1,
3) 12 stuck at 0, 4) 12 stuck at 1, 5) Gl stuck at 0, and 6) Gl stuck at 1.
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INPUT
There are three (3) main types of input cards: 1) Control cards
for DALG, 2) Circuit description cards for CREAD, and 3) KMPR specifica-
tion cards. The control cards for DALG are shown in Table 1.
CIRCUIT DESCRIPTION CARDS READ BY CREAD
The various gates and inputs in the circuit are identified by a
two BCD character symbol (any two symbols may be used except a double
blank which is used as a delimiter). The kinds of logical gates allowed
are AND, NAND, OR, NOR, NOT, and EXCLUSIVE-OR and these functions are
denoted as shown below.
Function Symbol
Type of Gate (Two characters)
AND Ab*
NAND NA
OR OR
NOR NO
NOT Nb*
EXCLUSIVE OR EO
* (b= blank)
The first card read by CREAD is a card which contains the symbols
of each of the inputs;Cols. 1-2 contain the first input symbol, Cols. 3-4
contain the second input symbol, Cols. 4-6 contain the third input symbol,
Cols. 7-8 contain the fourth input, etc.
The next card read by CREAD contains a description of a gate in the
circuit; the format of the card is as follows:
Cols. 1-2 Symbolic designation of gate
Cols. 3-4 Function symbol of gate
Cols. 5-6 Symbolic designation of first input
Cols. 6-7 Symbolic designation of second input
Etc.
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There is one such card for each gate in the circuit. There is no
required order for these cards described. Following all of the cards
describing the gates in a circuit there must be a blank card and then a
card listing the gates or inputs which are also used as outputs. This
card has the format:
Cols. 1-2 First output symbol
Cols. 3-4 Second output symbol
Cols. 5-6 Third output symbol
Etc.
KMPR Specification Cards
The subprogram KMPR uses a sequence of test patterns to screen for
fault detection. Therefore, the data needed by this program should
specify the test patterns and the faulty circuits. There are two classes
of KMPR specification cards and several types of cards within each class .
They are described below.
Test Pattern Cards
Type TP1 - Title card - will be reproduced as a part of the heading
describing a test pattern. The first two columns of the
card may not both be blank, otherwise any message is
acceptable .
Type TP2 - Specifies the values of each input in the test pattern.
Column Contents
1-2 Input Synbol
3 Value (0 or 1)
4-5 Input Symbol
6 Value (0 or 1)
Etc.
There are no more than 26 input symbols and corresponding values on a
card. If there are more than 26 inputs to the circuit, then after
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specifying 26 input symbols and the corresponding values on a card, the
following card will contain the remaining input symbols and values starting
in column 1. There is no required order for the inputs on the card, but
all of the inputs in the circuit must be specified or there will be an
error stop.
Type TP3 - Indicates the end of sequence of test pattern cards. Columns
1-6 must be blank. Otherwise, the card may contain any legiti-
mate characters in columns 7-80.
Faulty Circuit Cards
Type FC1 - Specifies logical faults in a circuit.
Column Contents
1-2 Faulty Gate or Input Symbol
3 Stuck-at-value (0-1)
4-5 Faulty Gate or Input Symbol
6 Stuck-at-value
Etc.
N.B. Faulty Inputs must be listed before faulty gates.
There are no more than 26 faults allowed in a single circuit.
Type FC2 - Indicates end of sequence of type FC1 cards. Columns 1-2
of this card must be blank; otherwise, any legitimate char-
acters may be punched in columns 3-80.
Type FC3 - Specifies number of faulty circuits with BETA pseudo-random
faults or less per circuit. Also specifies status of random
number generator. The format of this card is:
Column Contents
1-5 (right justified) N = the number of faulty circuits
6-10(right justified) Nl - If Nl is positive, the pseudo-
random number generator is initialized
and called Nl times. If Nl is not
positive, then the status of the
pseudo-random number generator is
unchanged.
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The order of appearance of KMPR specification cards in an input deck
The transfer to KMPR from DALG is caused by a type 4 DALG control card.
The order of KMPR specification cards depends upon the two parameters
ALPHA and BETA specified on the type 4 DALG control card.
Case 1A - ALPHA = two blank characters .
There are no test pattern cards (test patterns have
already been specified by other parts of the program
such as FTEST, OPUT, or previous calls to KMPR).
Case IB - ALPHA two blank characters
For each test pattern, there are in the order listed:
1) One type TP1 card
2) One (26 or less inputs) or two type TP2 card(s).
At the end of the sequence of types TPl and TP2 cards,
there must be a type TP3 card.
Case IIA - BETA = 0
There is for each faulty circuit a type FC1 card.
After all of the type FC1 cards, there must be a type
FC2 card.
Case IIB - BETA is positive. There is one only type FC3 card. In
any case,test pattern cards (if any) always proceed faulty
circuit cards.
OUTPUT
The output of DALG may be classified as 1) CREAD output, 2) FTEST output,
3) OPUT output, 4) KMPR output, 5) exit statement, and 6) error message.
1) CREAD Output
a. "ENTER CREAD"
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b. The symbols used for inputs in the circuit and listed
along with the corresponding numeric designation in
the program.
c. The number of logical gates in the circuit is printed.
d. The gate description cards are listed in the order of
appearance in the input deck.
e. If there is no feedback in the circuit, then a line is
printed for each logical gate in the circuit. Each line
contains the items listed below in the order listed:
i) Internal (Program) number of the gate
ii) Number of inputs to the gate
iii) Gate Symbol
iv) A number corresponding to the logical function of
the gate.
NAND=1, NOR=2, AND=3, OR=4, NOT=5, EXCLUSIVE OR=6
v) The internal numbers which correspond to the gate
inputs with circuit inputs being denoted by negative
integers .
vi) The last item on each line is either 0 or -1. It
is equal to -1 if the gate is a circuit output;
otherwise, it is set equal to 0.
f. If there is feedback in the circuit, then the gates of the
circuit are partitioned into strongly connected components
and the contents of each strongly connected component are
listed. In this case, the program will not return control
to DALG but rather will exit.
2) FTEST Output - Since FTEST attempts to find a test for gate or input
ALPHA stuck at BETA, there are two possibilities:
a. The attempt to find a test fails in which case the
output is:
"TEST FOR ALPHA STUCK AT BETA DOES NOT EXIST"
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b. A test is found in which case the output is:
i) The values of each input and logical gate output
are listed for the failure free circuit under
the heading:
"TEST CUBE FOR FAILURE FREE GATE"
ii) The values of each input and logical gate output
are listed for the circuit with the failure specified
under the heading:
"TEST CUBE FOR ALPHA STUCK AT BETA"
iii) If the test cube cited in i) above will also detect
any other failures on the LIST which have not been
deleted by this or other preceeding tests, then the
test cube of the failing circuit is also printed
out under an appropriate heading.
Note; Since the output of FTEST depends upon the failures
in the LIST which have not been deleted, it (the output)
is dependent to some extent upon previous input.
3) OPUT Output - Since OPUT scans the LIST for failures to be detected
and requests that FTEST attempt to find a test for such failures, then
the output of OPUT will be a sequence of FTEST outputs.
4) KMPR Output - is as follows:
a. "THE FOLLOWING ITEST BOOLEAN CUBES ARE TO BE USED AS TEST
PATTERNS FOR SCREENING FAULTS" (where ITEST is the number
of test patterns).
b. For each of the ITEST test patterns, there is printed:
i) "TEST PATTERN NO. "j" ---HEADING---"
ii) Boolean cube of test pattern
c. If BETA is zero, then for each faulty circuit, the following
is printed:
i) "CIRCUIT WITH FAULTS SPECIFIED BELOW"
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ii) Specification of which gates and/or inputs are
stuck and the values at which they are stuck.
iii) For each test pattern, one of the following is
printed:
(X ) "TEST PATTERN "j" WILL NOT DETECT THE
FAULTS AS GIVEN"
ft ) "TEST PATTERN "j" WILL DETECT THE FAULTS
AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY
CIRCUIT SHOWN BELOW."
The Boolean cube of the faulty circuit is
then listed.
d. If BETA is positive, then
i) If Nl (see KMPR input) is positive, the following
message is printed:
"PSUEDO-RANDOM NUMBER GENERATOR INITIALIZED
AND CALLED "Nl" TIMES."
If Nl is not positive, then this message is deleted
and the status of the pseudo random number generator
is unchanged.
ii) "THE DATA GIVEN BELOW CONSISTS OF "N" CIRCUITS EACH
OF WHICH HAS "BETA" PSEUDO-RANDOMLY GENERATED FAULTS
EACH IS TO BE SCREENED BY "ITEST" TEST PATTERNS"
(where N and BETA are defined in the section on the
input to KMPR).
iii) For each faulty circuit, the following is printed:
"PSEUDO-RANDOM FAULTS ARE" followed by a listing of
the pseudo-random faults.
The output described in c. iii) is repeated.
5) The exit statement is always "PROGRAMMED EXIT, ALPHA = A"
where A = the two alphanumeric characters in cols. 9-10 of the DALG
control card which caused the exit.
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6) Error Message
TYPE
2
3
5
6
7
8
9
10
11-12
13
14
15
16
17
18
19
20
DESCRIPTION
Error on card describing circuit inputs (first
card read by CREAD)
Too many cards describing gates
Improper functional description symbol on a gate
description card (must be one of the following:
1) NA, 2} NO, 3) Ab, 4) OR, 5) Nb, 6) EO (b=blank>;
Improper symbol for an input to a gate on a gate
description card
More than 20 inputs on a gate description card
Not used
No inputs to a gate
Symbol not a gate output
Error in Consistency Phase
Error in FASTRAN records
Error in program logic
Machine error
Test cube is not a test for specified fault
No test pattern cards in KMPR input
Error in gate on input symbol specifying a fault
Option card in error
Not used
Not used
Error in program logic
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S A M P L E P R O B L E M
We have drawn below two circuits for which test cubes will be developed by DALG
Circuit #1
14 I 5
G3 NAND G4 NAND
GT! OR
Inputs: H, 12, 13
Outputs: G6, G7
Find test for n stuck at 1 and test for G4 stuck at 1.
Check the resulting test pattern as screening tests for the following fault conditions.
1. II stuck at 1 and G5 stuck at 0
2. G6 and G7 both stuck at 1
30 5 circuits each with 3 pseudo random faults
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S A M P L E P R O B L E M
Circuit #2
14 12 13
G7 NAND
ii f\
HI
-v.
NAND 1 NAND
Inputs: 11, 12, 13, 14
Outputs: HI, H2, G8
Find tests for each input or logical gate stuck at 0 or stuck at 1,
Consider the test patterns
1. All inputs are 0
2. All inputs are 1
Will these test patterns detect G6 and G5 stuck at 0?
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The sample data sheets attached show the format of the input necessary
to obtain the desired tests. The attached printed output shows that for
the first circuit, the test for II stuck at 1 is also a test for:
1) 15 stuck at - 1
2) Gl stuck at - 0
3) G4 stuck at - 0
4) G6 stuck at - 0
5) G7 stuck at - 0
It should be noted that the additional tests which result from inputs to
FTEST will not be produced again. That is, since a test for 15 stuck at
1 has already been produced, then this fault condition has been deleted
from the LIST and no further attempts will be made to find tests for it
unless specifically requested by a DALG control card.
If an additional line is added to the first circuit so that the output
of gate G6 is now an input to gate Gl then this circuit now has feedback
and if an attempt to find tests for faults is made, the result will be
testing the strong components of.the circuit. This output is also shown,
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Data Sheet for Sample Problems
1
I
G
G
G
G
G
G
G
G
G
i
2
1
1
2
3
4
5
6
7
6
6
2
3
I
N
N
N
N
0
0
0
G
G
3
4
2
A
A
A
A
R
R
R
7
1
4
5
1
I
I
I
I
I
G
G
G
2
2
4
5
4
5
5
6
3
1
2
3
4
2
1
5
0
6
7
I
I
I
I
I
3
<j
ci
7
8
4
2
3
4
5
3
5
4
8
9
I
I
G
9
10
5
1
4
2
10
11
11
12
12
13
13
14
14
15
0
1
3
15
16
16
17
17
18
18
19
iy
20
20
21
21
22
22
23
23
24
24
25
25
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Data Sheet for Sample Problems
1
I
G
G
G
G
G
H
H
H
H
A
I
A
I
i
2
1
5
6
7
8
9
1
0
2
1
L
1
L
4
2
3
I
E
o
N
O
N
N
E
A
H
L
0
L
1
3
4
2
0
R
A
R
A
A
0
2
I
I
4
5
1
I
I
I
I
G
I
I
I
H
G
3
4
I
2
I
3
s
6
3
1
2
4
5
1
4
4
1
8
N
0
N
1
6
r
I
T
T
I
I
Ir
j
j
H
D
I
3
I
7
8
4
3
3
2
2
6
7
6
0
U
3
U
2
8
9
G
T
0
T
1
9
10
9
X
S
I
S
I
10
11
3
4
1
11
12
8
A
0
A
1
12
13
R
R
13
14
E
E
14
15
0
15
16
Z
3
16
17
E
N
17
18
R
E
18
19
<*
19
20
20
21
21
22
22
23
23
24
24
25
25
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Data Sheet for Sample Problems
1
G
i
2
6
2
3
0
3
4
G
4
5
5
0
5
6
0
6
7
7
8
8
9
9
10
3
10
11
11
12
12
13
13
14
14
15
IS
16
16
17
17
18
18
19
19
20
20
21
21
22
22
23
23
24
24
25
25
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ENTER CREAD
THERE ARE 5 INPUTCSI WHOSE NUMBERS AND SYMBOLS ARE LISTED BELOK
1 2 3 t 5
11 12 13 I<» IS
NGTS - 7
Gl NA 11 12
G2 NA 12 13
G3 NA 13 It
Gt NA It 15
GS OR G2 G3
GS OR Gl 65
G7 OR G5 Gl
1 2 Gl i-1-2 0
2 2 G2 1 - 2 - 3 0
3 2 G3 l-3-i* 0
t 2 Gt 1 -t -5 0
5 2 65 t 2 3 0
6 2 G6 t 1 5-1
7 2 G7 t 5 t -1
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
£1
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
CUBE
C
1
CUBE
I
D
CUBE
0
1
CUBE
0
0
CUBE
0
1
CUBE
G
1
CUBE
C
1
CUBE
1
C
CUBE
0
1
CUBE
1
1
CUBE
FCR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
FAILUE FREE
1
0
11
1
0
15
1
C
Gl
1
0
Gt
1
0
G6
1
D
G7
1
U
FAI
1 '
C
11
1
C
12
0
1
13
13
G3
STUCK
13
63
STUCK
13
G3
STUCK
13
G3
STUCK
13
G3
STUCK
13
G3
STUCK
13
G3
1
0
AT
1
0
AT
1
0
AT
1
0
AT
1
C
AT
1
0
AT
1
u
LUE FREE
13
G3
STUCK
13
G3
STUCK
13
63
STUCK
1
0
AT
1
C
AT
1
G
AT
GATE
It
Gl
1
It
Gt
1
11
Gt
0
I<»
Gt
0
It
Gt
C
It
Gt
G
It
3t
GATE
It
Gt
0
It
St
C
It
Gt
C
1
1
1
1
1
C
1
1
1
G
1
1
1
1
1
1
1
1
1
1
15
G5
15
G5
15
GS
15
65
15
65
IS
G5
15
G5
15
G5
IS
G5
IS
65
C
0 36 1 67
0
0 GS 0 G7
1
0 GE 1 G7
C
0 G6 G G7
C
C 66 1 G7
C
C G6 C 67
0
C G6 1 67
0
C 06 C 07
C
C G6 1 67
C
1 G6 1 67
1
1
0
1
C
1
0
1
1
1
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11
61
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Cl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
11
Gl
TEST
1
0
CUBE
1
C
CUBE
1
1
CUBE
1
C
CUBE
1
0
CUBE
1
0
CUBE
1
a
CUBE
C
1
CUBE
0
1
CUBE
0
1
CUBE
0
1
CUBE
1
1
CUBE
1
C
CUBE
1
0
CUBE
1
C
CUBE
1
C
CUBE
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
Gl
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
12
G2
FOR
1
1
It
1
C
Gl
1
C
G2
1
1
G3
1
C
65
1
0
G6
1
C
13
G3
STUCK
13
G3
STUCK
13
G3
STUCK
13
G3
STUCK
13
G3
STUCK
13
G3
STUCK
13
S3
D
1
AT
1
1
AT
1
0
AT
1
G
AT
1
1
AT
1
n
AT
1
0
FAILUE FREE
1
0
15
1
C
64
1
C
G7
1
C
13
G3
STUCK
13
&3
STUCK
13
33
STUCK
13
G3
1
a
AT
1
u
AT
1
u
AT
1
a
FAILUE FREE
0
1
12
1
C
13
G3
STUCK
13
G3
i
0
AT
1
0
FAILUE FREE
1
1
13
1
0
G5
1
1
13
G3
STUCK
13
G3
STUCK
13
63
C
1
AT
1
0
AT
0
1
FAILUE FREE
ii
Gl
C
It
64
1
11
01
1
It
Gl
1
11
Gl
1
11
61
1
11
Gl
GATE
11
Gl
C
11
Gl
1
11
Gl
1
11
Gl
GATE
11
Gl
1
11
Gl
GATE
11
Gl
i
11
Gl
0
11
Gl
GATE
1
1
C
1
1
1
1
1
1
1
1
1
1
1
1
C
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
15
65
15
G5
15
55
15
G5
IS
65
15
G5
15
G5
15
65
15
65
15
G5
15
65
15
65
15
GS
15
05
15
G5
15
GS
G
1 66
a
1 66
0
0 G6
G
1 66
C
1 G6
Q
1 66
C
C 66
1
C G6
C
0 66
1
C 66
1
C G6
Q
1 66
a
C G6
C
1 G6
0
G G6
C
0 Go
1 67 1
1 67 i
1 67 1
1 67 1
1 67 1
1 67 1
1 67 1
1 67 Q
1 67 1
1 G7 1
1 G7 1
1 67 1
Q 67 1
1 G7 1
D 67 1
C G7 1
11 12 13 It 15
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01 C G2 G G3 1 G<« 1 GS 1 G6 1 G7
T L S T CUBE FOR 11 S T U C K AT 1
II i 12 1 13 : IH 1 15 C
Cl C G2 C G3 D 61 1 G5 0 G6 D G7
T E S T CUBE FOR G3 STUCK AT C
II 1 12 i 13 1 14 0 IE C
Gl Z G2 C G3 C 3"« 1 35 C Go 0 G7
T E S T CUBE FOR FAILUE FREE E A T E
II C 12 i 13 1 I<4 1 15 1
SI 1 G2 C 63 0 3<» C G5 C G& 1 07
T E S T CllSE FOR G"« S T U C K AT 1
II 0 12 1 13 1 It 1 15 1
Gl 1 GZ C G3 D EH 1 G5 C Gb 1 G7
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THE F O L L O W I N G 7 BOOLEAN CUBES ARE TO 3E USED AS TEST P A T T E R N S FOR SCREENING FAULTS
T E S T P A T T E R N NO. 1 T E S T FOR II STUCK AT 1
l i t 12 1 131 HI ISO
01 1 32 C G3 S G<« 1 35 3 06 1 07 1
TEST PATTERN NO. 2 TEST FOR II STUCK AT G
II 1 12 1 13 1 It 1 15 0
01 G 02 0 G3 0 Gt 1 05 0 06 3 37 1
T E S T P A T T E R N NO. 3 T E S T FOR 15 STUCK AT 0
II D 12 1 13 1 It 1 15 1
Gl 1 32 0 G3 0 Gt 0 05 3 06 1 G7 C
T E S T P A T T E R N NO. "4 TEST FOR 12 S T U C K ATI
I I I I 2 G 1 3 1 I t 1 I S O
01 1 02 1 03 2 01 1 05 1 Go 1 07 1
TEST PATTERN NO. 5 TEST FOR 13 STUCK AT 1
II 1 12 1 12 u II 1 15 0
Gl C 02 1 03 1 G<» 1 G5 1 Gc 1 57 1
TEST PATTERN NO. 6 TEST FOR It STUCK AT 1
I I I 121 131 I t I 150
Gi C G2 0 03 1 6t 1 05 1 Go 1 37 1
T E S T P A T T E R N NO. 7 T E S T FOR Gt STUCK AT 1
I1G 121 I3i 111 151
01 1 62 0 03 u Gt 0 35 G 66 1 37 C
CIRCUIT WITH F A U L T S SPECIFIED BELOW
II l.A. li G5 S .A. Gi
T E S T P A T T E R N 1 KILL D E T E C T THE FAULTS AS GIVEN. THE BOOLEAN CU8E OF THE FAULTY CIRCUIT SHOWN BELOW
111 121 131 I t l ISC
Gi C 62 C G3 C G"i 1 05 0 06 C 67 1
T E S T P A T T E R N 2 WILL (JOT O E T E C T THE F A U L T S AS GIVEN
T E S T P A T T E R N 3 WILL D E T E C T THE FAULTS AS GIVEN. THE BOOLEAN CU3E CF THE FAULTY CIRCUIT SHOWN BELOW
JPL Technical Memorandum 33-516 25
II I 12 1 13 1 It 1 15 1
Gl 0 G2 0 G3 C Gl C G5 G Go 0 G7 C
T E S T P A T T E R N "4 WILL NOT D E T E C T THE FAULTS AS GIVEN
TEST P A T T E R N 5 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CU3E OF THE FAULTY CIRCUIT SHOWN BELOW
III 121 130 It 1 15 0
Gl C G2 1 G3 1 Gt 1 G5 0 Go 0 07 1
T E S T P A T T E R N a WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 1 It 0 15 0
Gl Q G2 0 G3 1 Gt 1 G5 0 G6 0 G7 1
TEST P A T T E R N 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
III 121 13 1 It 1 151
Gl C G2 C G3 C Gt 2 G5 C GS 0 G7 C
CIRCUIT WITH FAULTS SPECIFIED oELCW
G6 S . A . 1. G7 S.A. li
TEST PATTERN 1 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN 6ELOW
II 1 12 1 13 1 IM 1 15 0
Gl G G2 0 G3 0 61 1 GS 0 GS 1 G7 1
T E S T P A T T E R N 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CU3E OF THE FAULTY CIRCUIT SHOWN BELOW
li C 12 1 13 1 mi 15 1
Gl 1 G2 0 G3 C Gl C G5 C Go 1 G7 1
TEST P A T T E R N t WILL NOT DETECT THE FAULTS AS GIVEN
T E S T P A T T E R N 5 WILL NOT DETECT THE FAULTS AS GIVEN
TEST P A T T E R N 6 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II C 12 1 13 1 Ml 15 1
Gl 1 62 0 G3 C Gl 0 GS 0 Go 1 67 1
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THE FOLLOWING 7 B O O L E A N CUBES ARE TO EL USEl AS T E S T P A T T E R N S FCn SCREENING F A U L T S
T E C T P A T T E R N NO. 1 T E S T FOR I I S T U C K AT 1
II 0 12 1 13 1 Hi 15 C
Gl 1 G2 C 63 C 6t 1 65 0 66 1 G7 1
TEST PATTERN NC. 2 TEST FOR 11 STUCK AT 0
II 1 12 1 13 1 It i 15 0
Gl G G2 C 63 C Gt 1 GS 0 Go 0 G7 1
T E S T P A T T E R N t.C. 3 T E S T FUR IS S T U C K AT C
II C 12 1 13 1 I<4 1 15 1
Gl 1 G2 0 63 C Gt C GS C Gfc 1 G7 C
TEST PATTERN NO. t TEST FOR 12 STUCK AT 1
II 1 12 0 13 1 It 1 IS C
Gl 1 62 1 63 C Gt 1 Gl 1 Gb 1 G7 1
TEST PATTERN NO. 5 TEST FOR 13 STUCK «T 1
II 1 12 1 13 2 It 1 15 C
Gl C 62 1 63 1 Gt 1 G5 1 6b 1 G7 1
TEST PATTERN NO. 6 TEST FOR It STUCK AT 1
II 1 12 1 13 1 It Q 15 C
Gl C 62 C 63 1 Gt 1 G5 1 66 1 G7 1
T E S T P A T T E R N NO. 7 T E S T FOR 6t STUCK AT 1
II C 12 1 13 1 It 1 15 1
61 1 62 G 63 3 Gt C G5 0 66 1 67 C
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THE D A T A GIVEN BELCH CONSISTS OF 5 CIRCUITS EACH OFWHICH HAS 3 PSEUDO-RANCOMLY G E N E R A T E D FAULTS
EACH IS TO BESCREENED BY 7 T E S T P A T T E R N S
PSEUDO RANDOM FAULTS ARE
12 S.A. 1. 15 S.A. Ct G7 S.A. It
TEST P A T T E R N 1 WILL NOT DETECT THE FAULTS AS GIVEN
TEST P A T T E R N 2 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II C 12 1 13 1 HI 15 0
Gl 1 62 0 G3 0 61 1 GS C Gb 1 G7 1
TEST PATTERN <* WILL D E T E C T THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 1 II 1 15 0
Gl C G2 0 G3 0 Gl 1 G5 D GS 0 G7 1
TEST P A T T E R N 5 WILL NOT DETECT THE FAULTS AS GIVEN
TEST P A T T E R N 6 WILL NOT DETECT THE FAULTS AS 3IVEN
TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II C 12 1 13 1 HI 15 0
Gl 1 62 0 G3 0 64 1 G5 0 GS 1 37 1
PSEUDO RANDOM FAULTS ASE
m S.A. 1. E7 S.A. 1. 65 S.A. Ct
TEST PATTERN 1 WILL NOT DETECT THE FAULTS AS GIVEN
TEST P A T T E R N 2 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE PQ3LEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 0 12 1 13 1 II 1 15 1
Gl 1 G2 0 G3 0 G<* d GS 0 GS 1 G7 1
TEST P A T T E R N "» WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 5 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 C HI 15 G
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Gl C 62 1 S3 1 G<« 1 G5 Q Go 0 G7 1
TEST P A T T E R N 6 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CU3E OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 1 II 1 IE 0
Gl 0 G2 0 G3 0 G<» 1 GE 0 GS C G7 1
TEST PATTERN 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CU3E OF THE FAULTY CIRCUIT SHOWN 8ELOW
II C 12 1 J3 1 1*1 IS 1
Gl 1 G2 0 C3 0 G<» 0 G5 0 Go 1 G7 1
PSEUOO RANDOM FAULTS ARE
Go S .A . li 12 S .A. [it II S.A. Ct
TEST PATTERN i WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 0 12 C i3 1 IH 1 15 0
Gl 1 G2 1 (33 u G<» 1 G5 1 Go I G7 1
T E S T P A T T E R N 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II C 12 C J3 1 Ml IS 1
Gl 1 G2 1 C3 0 G<» C G5 1 GS 1 G7 i
T E S T P A T T E R N H WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 5 WILL NOT DETECT THE FAULTS AS GIVEN
TEST P A T T E R N 6 WILL NOT DETECT THE FAULTS AS GIVEN
TEST P A T T E R N 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
ii a 12 D 13 i mi is i
Gl 1 G2 1 63 0 G"» 0 G5 1 G6 1 G7 1
PSEUDO RANDOM FAULTS ARZ
G6 S.A. It 13 S.A. Gi GZ S.A. It
TEST PATTERN 1 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 0 I* 1 15 D
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Gl C 62 1 G3 1 61 1 65 1 G6 1 G7 1
TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 0 12 1 13 D It 1 15 1
Gl 1 62 1 63 1 GI» C E5 1 G& 1 67 1
TEST PATTERN 1 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 5 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN S WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN ^ WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBt OF THE FAULTY CIRCUIT SHOWN BELOW
II 0 12 1 13 u If 1 IS 1
61 1 R2 1 63 1 61 C 65 1 66 1 67 1
PSEUDO RANDOM FAULTS ARE
II S.A. 1. 67 S.A. Oi G3 S.A. C.
TEST PATTERN 1 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 1 I<» 1 15 0
61 C 62 0 63 C 61 1 65 C 66 0 67 C
TEST PATTERN 2 WILL DETECT THE FAULTS AS 6IVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 1 II 1 15 0
61 0 62 0 63 0 61 1 G5 0 66 0 G7 C
TEST PATTERN 3 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II I 12 1 13 1 II 1 15 1
Gl 0 62 C 63 C 61 C G5 0 66 G G7 C
TEST PATTERN 1 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 0 13 1 II 1 15 0
61 1 62 1 63 D 61 1 65 1 Gii 1 67 C
TEST PATTERN 5 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN 6ELOU
II 1 12 1 13 C II 1 IS 0
61 C 62 1 63 C 61 1 65 1 66 1 67 C
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TEST PATTERN 6 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 1 It C IS 0
Gl G G2 0 03 2 Gt 1 G5 0 Go 3 G7 C
T E S T P A T T E R N 7 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
II 1 12 1 13 1 It 1 15 1
Gl C 62 D G3 0 Gt G 35 C GS 0 G7 0
ENTER C R E A D
THERE ARE <i INPUTCS1 WHOSE NUMBERS AND SYMBOLS ARE LISTED BELOW
1 Z 3 t
II 12 13 It
NGTS - 8
G5 EO II 13
66 OR 12 13
G7 NA It 12
G8 OR G5 12
G9 NA II G6
HI NA It &7
HC EO It GS
H2 A HI HO GS G8
1
2
3
t
5
6
7
E
•>
2
2
2
2
2
2
t
G5
G6
G7
&e
69
HI
HO
H2
6
t
1
t
1
i.
G
3
-1
-2
-t
1
-1
-t
-t
6
-3
-3
-2
~ L
2
3
2
7
0
C
a
-i
0
-i
C
5 t -1
TEST CUBE FOR FAILUE FREE GATE
II C 12 C 13
GS 1 G6 1 67
TEST CUBE FCR II STUCK AT
II 1 12 C 13
G5 D GS 1 G7
TEST CUBE FOR 13 STUCK AT
II 0 12 C 13
65 G 66 C 67
TEST CUBE FOR It STUCK AT
II 0 12 C 13
05 1 GS 1 67
TEST CUBE FOR G5 STUCK AT
II 0 12 0 13
B5 C Gt 1 67
TEST CUBE FOR G6 STUCK AT
II 0 12 C 13
G5 1 GS 0 G7
TEST CUBE FOR 68 STUCK AT C
1
1
1
1
0
1
1
1
1
1
1
1
It
G6
1
It
33
C
It
68
1
It
63
0
It
G£
0
It
G3
C
1
0
C
C
C
1
1
0
0
0
1
GS
63
GS
69
G9
69
1
C
1
1
1
1
HI
HI
HI
HI
HI
HI
1
1
1
0
1
1
HC
HO
HC
HO
HC
HO
1 H2
1 H2
C K2
C H2
1 H2
C H2
1
0
C
0
0
0
32 JPL Technical Memorandum 33-516
11
65
TEST
11
35
TEST
11
£5
TEST
11
G5
TEST
11
G5
TEST
11
65
TEST
11
65
TEST
11
£5
TEST
11
65
TEST
11
65
TEST
11
G5
TEST
11
G5
TEST
11
GE
TEST
11
65
TEST
II
05
TEST
11
G5
TEST
11
GS
TEST
0
1
CUBE
C
1
CUBE
0
1
CU3E
0
1
CUBE
0
1
CUBE
1
0
CU8E
C
1
CUBE
1
D
CUBE
1
A.
CUBE
C^
CUBE
1.
U
CUBE
C
0
CUBE
0
1
CUBE
0
1
CUBE
0
1
CUBE
C
1
CUBE
0
1
CUBE
12
Gb
FOR
12
GS
FOR
12
66
FOR
12
G6
FOR
12
G£
FOR
12
GS
FOR
12
06
FOR
12
G6
,-OR
12
Go
FOR
12
GS
FOR
12
GB
FOR
12
66
FOR
12
GS
FOR
12
66
FOR
12
GS
FOR
12
GS
FOR
12
GS
FOR
n
1
G9
O
1
HI
0
i
HC
C
1
H2
0
1
13
G7
STUCK
13
G7
STUCK
13
G7
STUCK
13
67
STUCK
13
67
1
1
AT
1
1
AT
1
1
AT
1
1
AT
1
1
FAILUE FREE
C
1
11
0
1
12
1
1
G5
0
i
68
0
1
H2
0
1
13
G7
STUCK
13
G7
STUCK
13
67
STUCK
13
G7
STUCK
13
67
STUCK
13
67
1
1
AT
1
1
AT
1
1
AT
1
1
AT
1
1
AT
1
1
FAILUE FREE
C
0
13
a
i
13
G7
STUCK
13
67
G
1
AT
1
1
FAILUE FREE
u
1
It
C
1
G7
Q
1
HI
G
1
13
G7
STUCK
13
67
STUCK
13
67
STUCK
13
G7
1
1
AT
1
1
AT
1
0
AT
1
1
FAILUE FREE
It
G8
C
It
S3
0
It
G8
C
It
G8
C
It
68
GATE
It
G8
C
It
G8
1
It
G8
1
It
S3
1
It
66
1
it
68
GATE
It
G8
1
It
68
GATE
It
68
C
It
G8
a
it
G8
1
It
G8
GATE
C
C
C
1
C
1
0
1
0
1
C
D
0
1
C
1
0
1
C
1
C
C
C
C
0
1
1
1
0
1
1
I
1
1
62
63
G9
69
GS
69
G9
69
G9
69
G9
G9
69
GS
G9
69
G9
1 HI 1 HC 1 H2 C
C HI 1 H2 1 H2 0
1 HI D HC 1 H2 0
1 HI 1 HO
1 HI
H2 0
1 HI 1 HO 1 H2 0
C HI 1 HO 1 H2 Q
1 HI 1 HO 1 H2 1
0 HI 1 HO 1 H2 0
C HI 1 HO 1 H2 0
0 HI 1 HC 1 H2 0
C HI 1 HO 1 H2 1
1 HI 1 HO O H2 0
1 HI 1 HO 1 H2 1
1 HI 0 HO 0 H2 G
1 HI 1 HO 1 H2 1
HC C H2 0
1 HI 1 HO Q H2 0
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II 1 12 1 13 II* 0
G5 0 GS 1 G7 1 G8 1 G9 0 HI 1 HO 1 H2
TEST CUBE FOR 12 STUCK AT 0
II 1 12 0 13 II* C
65 0 66 1 67 1 68 0 63 C HI 1 HO 1 HZ
TEST CUBE FOR G9 STUCK AT 1
II 1 12 1 13 II* 0
G5 C G6 1 G7 1 68 1 G9 1 HI 1 HO 1 H2
TEST FOR 66 STUCK AT 1 DOES NOT EXIST
TEST CUBE FOR FAILUE FREE GATE
II G 12 1 13 C I* 1
65 C 36 1 G7 C 68 1 69 1 HI 1 HO 0 H2
TEST CUBE FOR G7 STUCK AT 1
II 0 12 1 13 01* 1
G5 C 66 1 Q7 1 G8 1 69 1 HI 0 HO C H2
TEST CUBE FOR HO STUCK AT 1
II 0 12 1 13 01* 1
G5 0 66 1 G7 0 68 1 69 i HI 1 HO 1 H2
34
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THE FOLLOWING 2 BOOLEAN CUBES ARE TO BE USED AS TEST PATTERNS FOR SCREENING FAULTS
TEST PATTERN NO. 1 ALL INPUTS ARE ZERO
II D 12 Q 13 0 IU C
G5 0 66 0 07 1 G8 0 G3 1 HI 1 HO 0 H2 C
TEST PATTERN NO. 2 ALL INPUTS ARE ONE
II 1 12 1 13 1 It 1
G5 0 66 X G7 0 G8 1 63 Q HI 1 HO C H2 0
CIRCUIT WITH FAULTS SPECIFIED 8ELOU
G6 S.A. 0. 65 S.A. C.
TEST PATTERN 1 WILL NOT DETECT THE FAULTS AS GIVEN
TEST PATTERN 2 WILL DETECT THE FAULTS AS GIVEN. THE BOOLEAN CUBE OF THE FAULTY CIRCUIT SHOWN BELOW
11 1 12 i 13 1 II 1
G5 0 G6 0 G7 0 G8 1 G9 1 HI 1 HO 1 H2 1
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Appendix
The attached logic diagram shows an integrated circuit multigate-
array logic element which serves as either a four bit adder/subtracter
(Mode 1) or an eleven pole double throw logic switch (Mode 2). This
device is one of the CMMAs being manufactured to JPL's specifications.
The table shown below gives the number of simple faults for each mode.
Mode
1
2
No. of
Inputs
22
24
No. of
Logical
Gates
64
44
No. of
Simple
Faults
172
136
A sequence of test patterns for this device were developed by DALG
to detect simple faults and this sequence is denoted by Seq. dalg.
Another sequence of test patterns were developed by a computer program
written by others specifically for this logical device and this sequence is
denoted by Seq. other.
This appendix briefly compares the two sequences of test patterns.
The sequence of test patterns Seq. other were checked by DALG for
1) correctness of failure f ree output 2) ability to detect all possible
simple faults and 3) ability to detect a sequence of 10 failures each with
two failing gates or inputs. The sequence of test patterns Seq= dalg which
were produced to detect all simple faults were also checked against the
same set of multiple faults. The results are summarized in the tables
below.
Detect All Detect Given
Simple Faults Multiple Faults
Mode Seq. dalg Seq. other Seq. dalg Seq. other
1 Yes No Yes Yes
2 Yes Yes Yes Yes
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The number of test patterns in Seq. dalg for Mode 1 and Mode 2 were
38 and 26 respectively. The sequence of test patterns Seq. other failed to
detect one of the simple faults in Mode 1 and in addition one of the test
patterns in Seq. other was found to be in error.
It is worth noting that the time required to prepare the input data
to produce Seq. dalg was about 4 man hours and the cost of machine time
was about $25.
38
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ex.
O
u
O
O
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